Abstract-Dynamic lung sound signal analysis and processing require synchronous multi-channel data acquisition system. In noninvasive and no pain lung sound diagnosis system, the highly accurate, synchronous and stable data acquisition system is the foundation of fellow-up work. In order to acquire the array data of lung sound, higher speed, reliability and synchronous data acquisition system can meet the requests. Lung sound signal was produced by lung vibration during air exchange. Simultaneous sampling maintains the phase information and provides us with more detailed information about physiology and pathology. Our method is to use piezopolymer sensor array attached to the backside and capture the lung vibration information. This paper mainly presents a FPGA-based synchronous data acquisition system. FPGA as a main component offers the ADC chip timing and FIFO design using Verilog HDL source code. Furthermore, this paper solves the synchronization problems so that array phase information is saved. Test results of the data acquisition system can fully meet the need of data acquisition in array data acquisition of lung sound.
I. INTRODUCTION
As a general rule, airflow causes the vibration in lungs. Distinctive vibration produces inspiration and expiration signals. Dynamic lung sound signal processing requires synchronous multi-channel data acquisition system. It will help diagnosis technology progress and promote treatment level. As noninvasive diagnosis, this system has been widely used in medical signal array processing. Scientists and physicians around the world observe analysis the data-from basic research in lab and medicine in treatment. CharlestonVillalobos, S. et al. in 2004 devoted efforts to evaluate deterministic interpolating functions to generate surface respiratory acoustic thoracic images based on multiple acoustic sensors and concluded that, although deterministic interpolation functions indicate different performances among tested techniques, the Hermite interpolation function presents a more confident deterministic interpolation for depicting surface-type respiratory acoustic thoracic imaging [1] . Torres-Jimenez et al. in 2008 design microphone array comprised five columns and five rows to cover completely the pulmonary area. Their work was to detect and assess the asymmetries in lung sound intensities [2] . Charleston-Villalobos, Sonia et al. in 2010 used linear and nonlinear processing techniques analyzing thoracic crackle data and conclude that the time-variant autoregressive mode was fitted to count image of crackle sounds [3] .
In lung sound data analysis and processing field, data acquisition system plays a very important role. High speed, precision, synchronous of array data are vital for the fellow-up analysis. Field-programmable gate array (FPGA) is increasingly used for AD control and FIFO design. By using simultaneously sampled inputs AD chip and high speed FPGA, data acquisition system can achieve high precision coincidence timing and high count rate capabilities.
II. A BRIEF INTRODUCTION TO LUNG SOUND
Sounds produced by air exchange in human respiratory activity have been considered to contain relevant clinical information since the stethoscope was invented in France in 1816 by René Laennec. During clinical practice, auscultation is performed by moving the stethoscope at the back of the subjects. Lung sounds from 294 cases of healthy Chinese were monitored and analyzed by frequency spectrogram analyzer. The results shown the mean values of main frequency were mostly less than 200Hz, although there are significantly different between various age groups; child, middle and old ages [4] . People with respiratory diseases reflect different frequency characteristics. According to our experiments, inspiratory and expiratory stridor breath sounds are mainly distributed in the low frequency part of the spectrum with bandwidth about 2 KHz, and have less energy; Vesicular breath sounds belongs to narrowband signal whose energy distributes in the peak around 1.5kHz; Stridor breath sounds with the This work is supported by National Natural Science Foundation of China, under the contract number NSF(61102014).
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In this paper, high-speed sampling rate and synchronous sampling technology were introduced to capture the details in breath activity. AD7606 is the ideal analog to digital convert chip with synchronous sample rate 200 KHz of each channel and meets the requirements.
III. DATA ACQUISITION SYSTEM
Data acquisition system can be classified in many ways. In this paper, it was classified based on input mode. Traditional input mode was called asynchronous input. Analog multiplexer switches one of channels to a common output, depending on the state of binary addresses and enables input. Switching time of multiplex loses the phase information in time domain which causes frequency-shift in frequency domain. Considering the complexity of the lung sound signal, it is very hard to realize the phase compensation. And break-before-make switch hardly guarantees to protect against momentary shorting. Data acquisition system for asynchronous is as shown in Fig.2 .. This paper mainly discusses a synchronous data acquisition system design. It contains a 8-channel swith16-bit and 200khz sample rate simultaneously sampled input ADC (AD7606), a FPGA (Altera EP3C25Q240C8N)which was used timing control and FIFO design, and power module (On Semiconductor NCP5661 series ). Cyclone III EP3C25 Series Logic Elem M9K blocks, 608,256 bits ram, 66 18x18mult global clock networks. Each M9K memory b III device family provides nine Kbits of onQuartus II software allows us to take advant memory blocks by using the Verilog HDL sou paper, M9K blocks were configured as first-in buffers.
IV. SYSTEM HARDWARE DESCRIPTION

A. Altera Cyclone III EP3C25 Series Features
B. Analog Devices AD7606
AD7606 is an 8-channel simultaneousl Analog to digital convert chip with true bipo 16-bit ADC and 200 KSPS on all channels. T only 100mW from a single 5V power supp 1MΩ analog input impendence regardless o quency. Antialiasing filter has a 3 dB cut-off kHz and provides 40dB antialiasing rejection at 200 kSPS. The analog inputs accept true b nals and input range was decided by RANG channel isolation of synchronous acquisition vents crosstalk between all input channels com asynchronous acquisition technology.
C. ON Semiconductor NCP5661 series powe
The NCP5661 is a high performance low linear regulator suitable for high power applic an ultra-fast response time and low noise with [5] . tage of the M9K urce code. In this n first-out (FIFO) ly sampled input olar analog input, The devices draw ply. AD7606 has of sampling fref frequency of 22 n when sampling bipolar input sig-G pin. Channel to n technology prempared to that of er module w dropout 1.0 A cations, featuring hout a bypass capacitor. In this paper, power modul put versions which have additiona and Error Flag increasing the utili mally robust and includes the safety a fault condition, which provides fo LDO solution for server, ASIC p equipment applications, and many o V. SOFTWARE 
A. Design of pll-div clock
This paper uses pll-div as sys gering pulse which has lower clock can be realized easily in software, gering pulse to reach the logic units is more, each pll-div with a signal vides up to five robust clock outp changed manually and arbitrarily[8 the request of AD7606 simultaneou in CONVST A pin and CONV CONVST A, CONVST B and oscilloscope.
B. Design of combinational and se
Verilog HDL as hardware desc steps in the design of ADC configu erates in PARALLEL BYTE mode 1, DB15 = 1). The RANGE pin i range; this pin is tied to a logic low ±5 V for all channels. OS pins are u pling ratio; in this system this pin over sampling was selected. CS 、R configured to byte read operation m
C. Design of the multi-channel hig
Multi-channel high speed FIFO tem. A FIFO buffer is a dedicated m a fixed array of registers. The reg synchronously (rising edge) with a and writing. The stack has two pointing to the next word to whic another pointing to the next word FIFO has input and output data pat as flags to denote the state of the FIFO module is divided into three chine, read state machine and flag machine transfers the data in a para ter. The transmitter's clock is not Read state machine transfers a AD7606 to a storage register. Flag ble for reading and writing, the act ority over the action to write data ioural modelling for combinational HDL as a vehicle designs, verifie cuit [12, 13] . Fig.5 . gives a brief in architecture.
The Altera Quartus II design plete design environment that easil ments. The design process is illustr instructions for using the Quartus k Diagram OW le was offered in fixed outal features, such as Enable ty of NCP5661. It is thery features necessary during or an attractive high current ower supplies, networking others [6] . DESIGN stem clock and timing trigk jitter. Phase compensation so this can ensure the trigs at the same time [7] . What external clock source proputs which phase shift can 8]. This character can meet usly receiving sample pulse VST B pin. Fig.4 . shows signals captured by digital equential logic cription languages is at key uration circuit. AD7606 ope (PAR /SER/BYTE SEL = is used to select the input w; the analog input range is used to select the oversams are tied to logic low, no RD 、FRSTDATA pins are mode [9] . gh speed fifo O is a key part in this sysmemory stack consisting of gisters of the stack operate common clock for reading pointers (addressing), one h data will be written and that will be read [10] . The ths and two bit-line serving stack (full or empty) [11] . e sections: write state mastate machine. Write state allel format a storage regist available to the receiver. channel parallel data of g state machine is responsiion from the FIFO has prito the FIFO. After behavand sequential, the Verilog es and synthesizes the cirntroduction of FIFO buffer software provides a comly adapts to design requireated by giving step-by-step II software to implement timing trigger and FIFO design circuits in an EP3C25Q240C8N device. Fig.6 . gives a brief overview of a typical CAD flow for designing circuits that are implemented by using Altera FPGA devices, and shows how this flow is realized in Quartus II software [14, 15] .
VI. EXPERIMENT TEST AND CONCLUSIONS
In the experiment, we acquire test signal from signal generator. The results of test show that value of analog to digital convert is the typical value of the test signal. The system has fully accomplished the anticipated goals and met the needs of array data acquisition of lung sound.
This system can converts analog signals into digital signals through a simultaneous ADC, which is the most important part of synchronous multi-channel data acquisition system. Synchronous multi-channel data acquisition technology reserves respiratory sounds phase information which contains mechanical and clinical pulmonary information. FPGA as trigger module makes full use of pll-div technology, and ensure system clock and trigger pulse stability. In addition, FPGA is used to store data with on-chip ram. This function has the advantage of being small volume, low power consumption, high reliability and high data access speed considering of exchanging data with external ram.
